

ulator. All these functions were designed into a 28 pin package to minimize assembly and test costs. The prescaler is used to drive a low-cost CMOS synthesizer chip to phase-lock the VCO to a crystal reference. An external PA boosts the transmit power to the desired output level, and a low-cost T/R switch enables time-division duplexing.

CIRCUIT DESIGN

The down-converter design was driven by the requirements for low noise figure, good image rejection, peak input signal levels in excess of +15 dBm, low second-order distortion (to minimize $LO \pm 1/2$ IF responses) and high LO-RF isolation. Figure 2 shows a simplified schematic of the receive LNA-I/Q mixer. The LNA is realized using the Q1,Q2 cascode amplifier to provide high gain and LO isolation. It is followed by an on-chip planar transformer balun which drives a pair of doubly-balanced mixer cores (Q4-Q7, Q8-11). This topology provides larger output voltage-swing headroom compared to regular Gilbert-cell designs. Transistor Q1 at the LNA input acts as a shunt switch which is turned-on in transmit mode to prevent PA output rf leakage through the T/R switch from biasing-up the LNA or generating non-linearities which would pull the VCO. Image rejection is obtained through balanced IF quadrature phase combiners for the mixer I/Q outputs. These are implemented using a 2-section RC polyphase network [4,5].




Figure 2: Simplified Schematic of the LNA-I/Q mixer

The transmit up-converter IF quadrature phase splitter was realized using a 3-section polyphase network. Heavy degeneration was used in both the IF amplifiers and the modified Gilbert-cell up-converter mixers to keep IF harmonic distortion low-enough to comply with FCC spurious emission limitations at 960 MHz and above. Simple external matching circuits at the LNA input, down-con-

verter output, and transmit up-converter output provide ≤ 10 dB return loss at all ports.

The balanced VCO circuit is similar in design to that described in [6]. It operates at twice the required LO frequency to minimize pulling effects and allow generation of "coarse quadrature" signals at the LO frequency using a pair of latches clocked in anti-phase. The quadrature accuracy of this approach is typically limited by the second-harmonic content of the VCO signal, due in this case to the finite balance achievable with an external tank circuit (used to minimize phase noise). We improved this quadrature accuracy by using an RC phase-correction network (PCN in Figure 1) after the $/2$ circuit. To obtain high linearity while minimizing power consumption, separate up- and down-conversion mixer LO buffer circuits are enabled to deliver about 700 mVp-p differential LO swing to the mixer cores. A low-dropout voltage regulator circuit for the VCO was included on-chip, using an external pass-transistor, to minimize pushing effects from power-supply noise and transients. Its nominal output voltage of 2.75 V was chosen to allow the chip to operate from a single-supply voltage down to 3.0 V.

The $/64, /65$ dual-modulus prescaler operates at the LO frequency. It uses a $/2, /3$ high-speed synchronous input counter followed by a 5-bit ripple-counter extender with associated control logic. The counters are based on 3-level CML D-type flip-flops similar in design to those described in [7].

The 100 dB gain IF limiting amplifier strip is split into two sections, which allows an external filter to be inserted between them to limit noise bandwidth and enhance radio selectivity. Nominal 330 ohm IF filter terminations are integrated on-chip. On-chip ac inter-stage coupling eliminates the need for DC offset feedback loop and with its associated (typically large) decoupling capacitors. The logarithmic RSSI circuit uses an eight-stage successive detection architecture to provide a filtered signal strength indication voltage output with high log-linearity accuracy over a wide dynamic range. All except the first two detectors are linked to the amplifier stages in the second IF section so as to limit false readings from strong out-of-band signals which are rejected by the interstage filter.

The supply and grounding scheme as well as pinout configuration (Figure 3) are critical to preventing undesirable interaction between the various circuits, particularly with the limited number of pins available and a desired receiver input sensitivity level around -105 dBm. Separate ground pins are used for the LNA input and PA output driver stages. The input differential pairs for both IF amplifier sections share a common ac ground reference pin.

This prevents instability due to common ground inductance/resistance and minimizes spurious noise pickup. The ground nodes for other circuit blocks are down-bonded to the die-attach paddle, which is grounded via three pins.




Figure 3: IC Pin configuration

Figure 4 shows a picture of the $103 \times 103 \text{ mil}^2$ IC, which is fabricated using a 24 GHz f_T silicon bipolar process.

MEASURED PERFORMANCE

Figure 5 shows the RSSI output voltage vs. LNA input signal level, with external 10.7 MHz IF filters. Log-linearity is better than $\pm 3 \text{ dB}$ over an 80 dB input power range. RSSI droop at higher input power levels is due to VCO pulling (VCO is free-running in this measurement, but in a radio with a suitable preamble period, the PLL re-centers the VCO frequency prior to active part of the data burst). A sensitivity of -105 dBm for 10^{-4} bit-error rate has been achieved for a radio prototype [1] in conjunction with the baseband processor IC described in [3]. Figure 6 shows the spectrum of the transmit upconverter output driver. Note the LO-3IF spur level is -58 dBc . This spur gets upconverted to an LO+5IF frequency through the limiting action of an external PA. However, with the selectivity available from a low-cost ceramic antenna filter (Figure 1), this level is adequate to meet FCC requirements with a PA output carrier power level of at least 25 dBm . Table 1 summarizes other key measured performance parameters of the transceiver chip over the ISM band, with a 10.7 MHz IF. The average receive image-rejection is 33 dB , with a standard deviation of 1.7 dB . Average transmit lower-sideband rejection is 48 dB with a standard deviation of 4 dB . These results are obtained from measurements on hundreds of chips over several




Figure 4: Die Photograph of the transceiver IC.




Figure 5: RSSI output voltage vs. LNA input power fabrication lots, with no trimming either on- or off-chip.

CONCLUSION

An IC which integrates much of the RF and IF circuitry needed for an image-rejection 900 MHz transceiver has been implemented in a low-cost dual in line package. Excellent image-rejection performance was obtained without the need for any trimming. This IC provides a basis for realizing low-cost, high-performance ISM-band digital radios for applications such as cordless telephones.




Figure 6: Typical up-converter output spectrum

Table 1: Typical IC Performance @ 25 °C

Parameter	Measured
LNA/Mixer:	
Conversion Gain:	24 dB
Lower-Image Rejection:	33 dB
Noise Figure:	4.2 dB
Input IP ₃ :	-17 dBm
Input IP ₂ ($F_{RF} = F_{LO} + (F_{IF})/2$):	+16 dBm
LO feedthrough at RF port:	<-70 dBm
Transmit Upconverter:	
-1 dB Gain Compression o/p power:	+4.5 dBm
Power Gain:	18.5 dB
Lower-Sideband Rejection:	48 dB
LO feedthrough:	-33 dBm
Total Supply Current ($V_c = 3.3$ V):	
Receive Mode:	58 mA
Transmit Mode:	92 mA
VCO Mode (LO circuits, regulator, prescaler):	26 mA

ACKNOWLEDGEMENTS

The authors wish to thank Tony Freitas, Paul Foote, and Mike Libert for chip layout, Bill Foley, Rob Weiner, Jean-Pierre Carney, and Glen Burnham for IC characterization and production-test development, Mike Murphy for the radio prototype design and Doug Grant for program management.

REFERENCES

- [1] Mike Murphy, "A Low Cost FHSS Radio for 915 MHz ISM Band Applications", Wireless and Portable Design Conference Proceedings, September 15-18, 1997.
- [2] Brian Ebert, "Use of Image Rejection Mixing in Low Cost RF Design", Proc. of the fifth annual Wireless Symposium, February 10-13, 1997, pp. 408-413.
- [3] Zilog Incorporated, "Z87000/Z87L00 Spread Spectrum Controllers", Wireless Databook, 1996, pp. 1-1 to 1-50.
- [4] M.J. Gingell, "Single Sideband Modulation using Sequence asymmetric Polyphase Networks", Electrical Communications, Volume 48, Nos. 1 and 2, 1973, pp. 21-25.
- [5] Jan Crols, Michel S.J. Steyaert, "A Single-Chip 900 MHz CMOS Receive Front-End with High Performance Low-IF Topology", IEEE J. Solid-State Circuits, vol. 39, pp. 1483-1492, December 1995.
- [6] Geoffrey C. Dawe, Jean-Marc Maurant, A. Paul Brokaw, "A 2.7V DECT RF Transceiver with Integrated VCO", ISSCC Dig. Tech Papers, February 1997, pp. 308-308.
- [7] Tim Seneff, Lynelle McKay, Kurt Sakamoto, and Neil Traft, "A Sub-1 mA 1.5-GHz silicon Bipolar dual Modulus Prescaler", IEEE J. Solid state Circuits, vol. 29, no. 10, October 1994, pp. 1206-1211.
- [8] K. Garone, et al., "A low cost and low power silicon npn bipolar process with nMOS transistors (ADRF) for RF and Microwave applications", IEEE Trans. on Electron Devices, vol. 42, no. 10, October 1995, pp. 1831-1840.